

DS119-5 (v1.1) October 18, 2004

XCR3512XL 512 Macrocell Automotive IQ CPLD

Advance Product Specification

Features

- Guaranteed to meet full electrical specifications over T_A
 = -40°C to +125°C
- Technology: 0.35 µm EEPROM process
- Full Boundary Scan Test (IEEE 1149.1) for flexible in-system device and system testing
- Fast programming times in production saves time and money
 - Increases system reliability through reduced device handling
- High-speed pin-to-pin delays of 12 ns (77 MHz)
- Slew rate control per output to reduce EMI
- 100% routable which enables all device resources to be utilized
- Refer to XPLA3 Family data sheet (DS012) for architecture description
- Refer to XCR3512XL data sheet (DS081) for pin descriptions

Description

The CoolRunner™ XCR3512XL-Q CPLD Automotive IQ product is targeted for low power systems that include portable, handheld, automotive, and power sensitive applications. This device includes Fast Zero Power™ (FZP) design technology that combines low power and high speed. With this design technique, the XCR3512XL-Q delivers low standby current without the need for "turbo bits" or other power down schemes. By replacing conventional sense amplifier methods for implementing product terms (a technique that has been used in PLDs since the bipolar era) with a cascaded chain of pure CMOS gates, the dynamic power is also substantially lower than any other CPLD. CoolRunner devices are the only TotalCMOS PLDs, as they use both a CMOS process technology and the patented full CMOS FZP design technique.

The CoolRunner XCR3512XL-Q employs a full PLA structure for logic allocation within a functon block. The PLA provides maximum flexibility and logic density, with superior pin locking capability, while maintaining deterministic timing.

The CoolRunner XCR3512XL-Q is supported by Web-PACK™ and WebFITTER™ from Xilinx and industry standard CAE tools (Cadence/OrCAD, Exemplar Logic, Mentor,

Synopsys, ViewLogic, and Synplicity), using text (ABEL, VHDL, Verilog) and schematic capture design entry. Design verification uses industry standard simulators for functional and timing simulation. Development is supported on personal computer, Sparc, and HP platforms.

The XCR3512XL-Q features also include industry-standard, IEEE 1149.1, JTAG interface through which boundary-scan testing and In-System Programming (ISP) and reprogramming of the device can occur. This device is electrically reprogrammable using industry standard device programmers.

Table 1: CoolRunner XCR3512XL-Q

	XCR3512XL-Q
Macrocells	512
Usable Gates	12,000
Registers	512
F _{SYSTEM} (MHz)	77
User I/O (208-pin PQFP)	180




Figure 1: XCR3512XL Typical I_{CC} vs. Frequency at $V_{CC} = 3.3V$, 25° C

Table 2: Typical I_{CC} vs. Frequency at $V_{CC} = 3.3V$, 25° C

Frequency (MHz)	0	1	10	20	40	60	80	100	120
Typical I _{CC} (mA)	0.02	2.57	25.5	50.8	100.3	147.9	193.5	237.8	281.6

© 2003 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.



Absolute Maximum Ratings(1)

Symbol	Parameter	Min.	Max.	Unit
V _{CC}	Supply voltage ⁽²⁾ relative to GND	-0.5	4.0	V
V _I	Input voltage ⁽³⁾ relative to GND	-0.5	5.5 ⁽⁴⁾	V
I _{OUT}	Output current, per pin	-100	100	mA
T _J	Maximum junction temperature	-40	150	°C
T _{STR}	Storage temperature	-65	150	°C

Notes:

- Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional
 operation at these or any other condition above those indicated in the operational and programming specification is not implied.
- 2. The chip supply voltage must rise monotonically.
- Maximum DC undershoot below GND must be limited to either 0.5V or 10 mA, whichever is easier to achieve. During transitions, the
 device pins may undershoot to -2.0V or overshoot to 7.0V, provided this over- or undershoot lasts less than 10 ns and with the
 forcing current being limited to 200 mA.
- 4. External I/O voltage may not exceed V_{CC} by 4.0V.

Recommended Operating Conditions

Symbol	Parameter	Min.	Max.	Unit
T _A	Ambient temperature	-40	+125	°C
V _{CC}	Supply voltage	3.0	3.6	V
V _{IL}	Low-level input voltage	0	0.8	V
V _{IH}	High-level input voltage	2.0	5.5	V
V _O	Output voltage	0	V _{CC}	V
T _R	Input rise time	-	20	ns
T _F	Input fall time	7 /-	20	ns

Quality and Reliability Characteristics

Symbol	Parameter	Min	Max	Units
T _{DR}	Data retention	20	9/	Years
N _{PE}	Program/erase cycles (Endurance) @ T _A = 70°C	10,000	-	Cycles



DC Electrical Characteristics Over Recommended Operating Conditions

Symbol	Parameter	Test Conditions		Min.	Max.	Unit
V _{OH} ⁽¹⁾	Output High voltage	I _{OH} = -500 μA		90%V _{CC} ⁽²⁾	-	V
		$V_{CC} = 3.0V, I_{OH} = -8$	mA	2.4	-	V
V _{OL}	Output Low voltage		I _{OL} = 8 mA	-	0.4	V
I _{IL} (3)	Input leakage current		$V_{IN} = GND \text{ or } V_{CC}$	-10	10	μΑ
I _{IH} (3)	I/O High-Z leakage current		$V_{IN} = GND \text{ or } V_{CC}$	-10	10	μΑ
I _{CCSB}	Standby current		V _{CC} = 3.6V	-	10	mA
I _{CC}	Dynamic current ⁽⁴⁾		f = 1 MHz	-	15	mA
	1.		f = 50 MHz	-	175	mA
C _{IN}	Input pin capacitance ⁽⁵⁾		f = 1 MHz	-	8	pF
C _{CLK}	Clock input capacitance ⁽⁵⁾		f = 1 MHz	-	12	pF
C _{I/O}	I/O pin capacitance ⁽⁵⁾		f = 1 MHz	-	10	pF

Notes:

- 1. See Figure 2 for output drive characteristics of the XPLA3 family.
- 2. This parameter guaranteed by design and characterization, not by testing.
- 3. Typical leakage current is less than 1 A.
- 4. This parameter measured with a 16-bit, resetable up/down counter loaded into every function block, with all outputs disabled and unloaded. Inputs are tied to V_{CC} or ground. This parameter guaranteed by design and characterization, not testing.
- 5. Typical values, not tested.




Figure 2: Typical I/V Curve for the XPLA3 Family, 3.3V, 25°C



AC Electrical Characteristics Over Recommended Operating Conditions⁽¹⁾

			12	
Symbol	Parameter	Min.	Max.	Unit
T _{PD1}	Propagation delay time (single p-term)	-	10.8	ns
T _{PD2}	Propagation delay time (OR array)	-	12.0	ns
T _{CO}	Clock to output (global synchronous pin clock)	-	6.9	ns
T _{SUF}	Setup time (fast input register)	5.0	-	ns
T _{SU1} ⁽²⁾	Setup time (single p-term)	6.7	-	ns
T _{SU2}	Setup time (OR array)	7.9	-	ns
T _H ⁽²⁾	Hold time	0.0	-	ns
T _{WLH} ⁽²⁾	Global Clock pulse width (High or Low)	5.0	-	ns
T _{PLH} ⁽²⁾	P-term clock pulse width	7.5	-	ns
T _R ⁽²⁾	Input rise time	-	20.0	ns
T _L ⁽²⁾	Input fall time	-	20.0	ns
f _{SYSTEM} ⁽²⁾	Maximum system frequency	-	77	MHz
T _{CONFIG} ⁽²⁾	Configuration time ⁽³⁾	-	200	μs
T _{INIT}	ISP initialization time	-	200	μs
T _{POE} ⁽²⁾	P-term OE to output enabled	-	13.0	ns
T _{POD} ⁽²⁾	P-term OE to output disabled ⁽⁴⁾	-	13.0	ns
T _{PCO} ⁽²⁾	P-term clock to output	-	12.4	ns
T _{PAO} ⁽²⁾	P-term set/reset to output valid	-	13.0	ns
2. These parame	measured with one output switching. sters guaranteed by design and/or characterization, not testing. t draw during configuration is 3 mA at 3.6V. pF.	Sjø,	25	

Notes:

- Specifications measured with one output switching. 1.
- These parameters guaranteed by design and/or characterization, not testing.
- Typical current draw during configuration is 3 mA at 3.6V.
- Output $C_L = 5 pF$.



Internal Timing Parameters⁽¹⁾


		-	12		
Symbol	Parameter	Min.	Max.	Unit	
Buffer Del	ays				
T _{IN}	Input buffer delay	-	4.0	ns	
T _{FIN}	Fast Input buffer delay	-	4.3	ns	
T _{GCK}	Global Clock buffer delay	-	1.5	ns	
T _{OUT}	Output buffer delay	-	3.8	ns	
T _{EN}	Output buffer enable/disable delay	-	6.0	ns	
Internal R	egis er, Product Term, and Combinatorial Delays				
T _{LDI}	Latch transparent delay	-	2.0	ns	
T _{SUI}	Register setup time	1.2	-	ns	
T _{HI}	Register hold time	0.7	-	ns	
T _{ECSU}	Register clock enable set up time	3.0	-	ns	
T _{ECHO}	Register clock enable hold time	5.5	-	ns	
T _{COI}	Register clock to output delay	-	1.6	ns	
T _{AOI}	Register async. S/R to output delay	-	2.2	ns	
T _{RAI}	Register async. recovery	-	8.0	ns	
T _{PTCK}	Product term clock delay	-	3.0	ns	
T _{LOGI1}	Internal logic delay (single p-term)	/	3.0	ns	
T _{LOGI2}	Internal logic delay (PLA OR term)	1/-	4.2	ns	
Feedback	Delays	0/2			
T _F	ZIA delay	- 0	6.0	ns	
Time Add	ers		9/0/		
T _{LOGI3}	Fold-back NAND delay	-	3.0	ns	
T _{UDA}	Universal delay	-	4.0	ns	
T _{SLEW}	Slew rate limited delay	-	6.0	ns	

Notes:

^{1.} These parameters guaranteed by design and characterization, not testing.



Switching Characteristics



Comp	onent	Values
	R1	390Ω
	R2	390Ω
	C1	35 pF


Measurement	S1	S2
T _{POE} (High)	Open	Closed
T _{POE} (Low)	Closed	Open
T _P	Closed	Closed

Note: For T_{POD} , C1 = 5 pF. Delay measured at output level of V_{OL} + 300 mV, V_{OH} – 300 mV.

DS023_03_102401

Figure 3: Typical AC Load Circuit

90%



Measurements:


All circuit delays are measured at the +1.5V level of inputs and outputs, unless otherwise specified.

DS023_06_042800

Figure 4: Typical Voltage Waveform



Device Part Marking



Sample package with part marking.

Ordering Combination Information

Device Ordering and Part Marking Number	Speed (pin-to-pin delay)	Pkg. Symbol	No. of Pins	Package Type	Operating Range ⁽¹⁾
XCR3512XL-12PQ208Q	12 ns	PQ208	208-pin	Plastic Quad Flat Pack (PQFP)	Q

Notes:

Q = Automotive: $T_A = -40^{\circ}$ to $+125^{\circ}C$

Revision History

		<u> </u>
Revision I	History	10 ₁₁
The following to	able shows th	e revision history for this document.
Date	Version	Revision
02/14/03	1.0	Initial Xilinx release.
10/18/04	1.1	Added "Not to be used in new designs" watermark; moved to "Mature Products"